Abstract-The work reports new observations concerning the gate and drain currents measured at off-state conditions in buried-type p-channel LDD MOSFET devices. Detailed investigation of the observed phenomena reveals that 1) the drain current can be separated into two distinct components: band-toband tunneling in the gate-to-drain overlap region and collection of holes generated via impact ionization by electrons inside the oxide; and 2) the gate current can be separated into two distinct components: the hot electron injection into the oxide and the Fowler-Nordheim electron tunneling through the oxide. At low negative drain voltage, the dominant component of the drain current is the hole generation inside the oxide. At high negative drain voltage, the drain current is essentially due to band-to-band tunneling, and it is correlated with the hot-electron injectioninduced gate current.
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I. INTRODUCTION HE gate and drain currents in off-state MOS devices have
T recently been studied extensively [I] -[ 151. An understanding of the mechanisms responsible for these currents as well as their control is very important to device application and to reliability study. In the work of [ 11-[ 141, the drain leakage current has been judged to be dominated by one or more of the mechanisms occumng in the gate-to-drain overlap region: the band-to-band tunneling [11] [12] [13] , [9] -[ 141, the trap-assisted tunneling [5] , and the surface diffusion-limited transport [8] ; and the gate current has been interpreted by one or more of the following mechanisms: the hot-camer injection into the oxide [4] , [6] , [7] , [12] tumed out that the gate current is dominated by the F-N tunneling of electrons from the surface beneath the gate and the holes generated via impact ionization by electrons within the oxide constitute the drain leakage current. However, the ability to accurately model the drain current component due to hole generation inside the oxide has not been established in [15] . Since the measurement condition was limited to low negative drain voltages [ 151, no other currents due to the bandto-band tunneling and hot-carrier injection have been found in Manuscript received October 22, 1993; revised December 22, 1993 A. An investigation of these new I-V characteristics has revealed that 1) both the band-to-band tunneling and the holes generated inside the oxide simultaneously contribute to the drain leakage current; and 2) both the hot-electron injection and the electron F-N tunneling simultaneously contribute to the gate current. In this paper, we will report these observation results along with the detailed analysis and modeling.
EXPERIMENTAL OBSERVATION
The work is based on the nf-gate buried-type p-channel LDD MOSFET devices having three gate oxide thicknesses of 106, 146, and 185 A. The corresponding gate width to length ratios are 50 pm/0.7 pm, 100 p d l . 0 pm, and 100 pm/1.5 pm, respectively. The devices were fabricated by a 0.6-pm twin-well polysilicon CMOS process. The starting material was p-type < 100>-oriented wafers with resistivity of 8-12 0-cm. Phosphorus (6.0 x 101'cm-', 150 KeV) was implanted to form the n-well region. BFz (2.6 x lo1' cm-', 70 KeV) was used as the threshold voltage implant. The gate oxide was grown in dry 0 2 at 920°C. After n+ gate polysilicon was formed, BFz (1.0 x 1013 cm-', 45" angle rotating, 50 KeV) was implanted to form the low-doped drain region and BFz (3.0 x 1015c1n-2, 70 KeV) was implanted to form the highly doped drain region. The junction depth and surface doping concentration of the low-doped drain have been determined to be about 0.25 pm and 3.0 x 10l8 cmP3, respectively. The threshold voltage values of the samples are around -0.7 V.
We have found that the experimental observations to be demonstrated later are independent of the gate oxide thickness. Therefore, unless stated otherwise, only the measurement results from the 146 A gate oxide case are presented. With the source floating and the n-well grounded, each structure with the assigned drain terminal condition has been characterized as shown schematically in Fig. 1 . Under this condition, the gate and drain currents have been measured as function of gate voltage ranging from 0 to 20 V. Unless stated otherwise, the measurement results presented in this paper have been performed at room temperature of 27OC. The drain and gate current measurement results for V, = 0, -3,-5, and -7 V are shown in Fig. 2 . However, as we increase negatively the drain voltage from -3 V to -5 V, a dramatically large change in I-V characteristics occurs. We can observe that a significant drain current at VD = -5 V appears in a wide range of VG between 4 and 17 V while in most of this range (i.e., 4 V < Vc < 13V) no data of interest except the measurement noise or conventional thermal generation current can be detected in the drain for VD = 0 and -3 V. Only for high gate voltage greater than about 17 V as shown in Fig. 2 , the drain current is becoming independent of VD ranging from 0 to -5 V. Since the measurement noise disturbs the low current regime in Fig. 3 , no change in the gate current can be accurately detected. This difficulty can be overcome by increasing the measurement temperature. The measurement results of the drain and gate currents at VD = -5 V for two different temperatures of 27 and 75°C are shown in Fig.   2 and 3, respectively. The measured drain current shown in Fig. 2 exhibits a positive temperature coefficient, i.e., the drain current increases as the temperature increases. From  Fig. 3 we can confidently determine a detectable range of VG between 7-11 V for VD = -5 V at 75"C, where the gate current can be recognized to be significantly different from the measurement noise or conventional thermal generation as obtained at room temperature. Moreover, this new observation can be demonstrated more clearly by simply changing VD from -5 V to -7 V. The corresponding measurement results are shown in Figs. 2 and 3 , from which it can be clearly seen that the drain current exponentially increases with increasing VD. A dramatic change in the IG for VD = -7 V has also been observed for a wide range of VG between 4 and 14 V while for VG greater than about 14 V the gate current is becoming independent of drain voltage.
The ratio of the measured gate to drain current is shown in Fig. 4 for VD = 0, -3, and -7 V as well as for V, = -5 V at 75°C. From Fig. 4 we can observe that the gate to drain It can be seen from Fig. 4 that for VD = -7 V there exists a wide VG range about between 4 and 14 V where the gate to drain current ratio is almost a constant of about 1 x lop2; and from VG = 14 V this ratio starts to increase exponentially with increasing the gate voltage. The case of VD = -5 V at 75°C is similar to that of VD = -7 V but with two significant differences: 1) there is a relatively small VG range of about 7-1 1 V where the gate to drain current ratio can be reasonably considered constant; and 2) this constant is about 3 x considerably smaller than that at VD = -7 V.
F-N TUNNELING AND HOLE GENERATION
The measurement results mentioned above show that for small values of VD (i.e., VD = 0-3 V) 1) the drain current current ratio corresponding to VD = 0 and -3 V ranges from is less than the gate current by about two to three orders the oxide is suggested to be the origin of our measured drain hole current. Indeed, in Fig. 6 for barrier height $JB = 3.2 eV) is the tunneling distance and 0 the value of (Tax -T,) is the effective length for impact ionization. By substituting the experimental data in Fig. 5 into ( 2 ) , the calculated results are shown in Fig. 6 . It can be observed from Fig. 6 that without any parameter adjusting, the agreement with experimental I-V data for three different of magnitude; 2 ) both the gate and drain currents are independent of drain voltage; and 3) the gate current is not affected by making the drain floated. Such characteristics appearing primarily at high positive gate voltage can be explained satisfactorily based on the formation of the surface n+ inversion layer due to the punchthrough of the buried channel to the underlying shallow p-n junction [15] . The electron F-N tunneling from this layer and the collection of the oxide thicknesses is very good. The phenomenon of oxide breakdown has been noted in Fig. 6 VG with the ramp rate R (volts per second) has been assumed.
As a result, (3) can be written as by the experimental data in Fig. 5 . From Fig. 5 it can be observed that except at the high current level where the effects of the trapped charges dominate, the agreement with experimental I-V data for three different oxide thicknesses has been simultaneously achieved.
According to the work [15] , [16] , not only the holes generated inside the high-field oxide are linked to the electron tunneling from the n+ inversion layer surface, but also both are function of only the oxide field. Therefore, the mechanism of the holes generated via impact ionization by electrons within (4) where VGB is the gate voltage for instant breakdown. Based on the experimental data in Fig. 6 , the values of QLR/8 have been calculated using (4) calculated values supports the hole generation mechanism proposed above for the measured drain current.
Iv. ANALYSIS AND DISCUSSION
As we increase negatively the drain voltage from V, = -3 V by a small value, a significant change in I-V characteristics occurs as shown in Fig. 2 and 3 for VD = -5 and -7 V. We can attribute the increased drain current to one or more of the mechanisms: the band-to-band tunneling [ 11-[3] , the trap-assisted tunneling [5] , and the surface diffusion-limited transport [8]. We favor band-to-band tunneling, by considering several data: 1) the associated drain voltage magnitude (i.e., 5 V and 7 V) is less than our measured drain breakdown voltage of about 13 V; and 2 ) the drain current has a positive temperature coefficient as shown in Fig. 2 . To model the drain ' I   1 1 " " 1 1 1 ' 1 1 1 1 1 1 1 ' 1 1 1 1 
where [?I and /?2 are two fitting parameters and E,i is the effective field strength. The deep depletion approximation has been utilized for the Esi:
where Vsi is the silicon surface band-bending voltage, N A is the effective drain doping concentration, and is the silicon permittivity. Note that a linear distribution of the vertical electric field as recently reported in [14] has been utilized for (7). Based on ( 3 4 7 ) Fig. 7 where the experimental data for VD = -7 V are also shown for comparison. From Fig. 7 we can observe that a reasonable agreement with experimental data has been achieved, indicating the role of the band-to-band tunneling in this case.
A significant gate current for VD = -7 V has been detected over the VG range from about 4-14 V. This range of Vc is narrowed to between about 7-11 V for VD = -5 V at 75°C. In these ranges the gate current cannot be accounted for simply by the F-N tunneling mechanism. We attribute this current to the hot-electron injection into the oxide under the influence of the surface lateral field in the gate-drain overlap region. The reasons are as follows: 1) for the VD fixed to -7 V, the gate to drain current ratio is nearly a constant over a wide V, range from 4 to 14 V as shown in Fig. 4 , indicating the role of the surface lateral field for this ratio; 2) this ratio for VD = -5 V at 75°C is also a constant over a relatively small VG range as shown in Fig. 4; and 3) 7 and 1 1 V the gate to drain current ratio for VD = -7 V is larger than that for VD = -5 V at 75°C as shown in where the coefficient 71 is a constant for a fixed VD. This can be identified by noting from Fig. 4 that the ratio of the gate to drain current for VD = -7 V has a constant value of about 1 x lo-' over VG = 4 to 14 V. To confirm the proposed interpretations, the calculated gate current using (8) with 71 = 1 x lo-' for VD = -7 V is shown in Fig. 8 along with the experimental data. The gate current calculated by summing (1) and (8), i.e., I , = I G~ + 1~2 , is also shown in Fig. 8 for comparison. From Fig. 8 (1) and (8) is also demonstrated.
agreements with experimental data have been achieved. Also we have found that for VG < 14 V we have I G~ << I G~ while I G~ >> IG2 for VG > 14 v.
V. CONCLUSION I-V characteristics in the gate and drain have been measured in the off-state buried-type p-MOSFET devices. Two drain current components are witnessed: band-to-band tunneling in the gate-drain overlap region and the collection of the holes generated inside the oxide. The gate current components are hot-electron injection into the oxide and the F-N electron tunneling through the oxide. The correlation between the drain current component due to the band-to-band tunneling and the gate current component due to the hot-electron injection has been successfully modeled. The gate current component due to the F-N tunneling has also been successfully correlated to the drain current component due to the hole generation in oxide without adjusting any parameter.
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